Doc code :IDS Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (09-08)
Approved for use through 10/31/2008. OMB 0651-0031
Ormation Disclosure Statement (IDS) Filed
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE	Application Number		10544894		
	Filing Date		2006-07-19		
	First Named Inventor	Dasu, Aravind R.			
STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Art Unit		2193		
(Notice submission under or or it not)	Examiner Name	Bullook Jr. Xizewis Alexandex Tuan Vu			
	Attorney Docket Numb	er	117316-155055		

U.S.PATENTS Remo						Remove					
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	of cited Document		Releva	es,Columns,Lines where vant Passages or Releva res Appear		
	1										
If you wish to add additional U.S. Patent citation information please click the Add button. Add											
U.S.PATENT APPLICATION PUBLICATIONS Remove											
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	ıtion	of cited Document		Releva		Lines where les or Relev	
	1										
If you wis	h to ac	dd additional U.S. Publi	shed Ap	plication	citation	n information p	lease click the Add	button	Add		
				FOREIG	GN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number ³	Country Kind Code ² j		Publication Date	Name of Patentee or Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		T5	
	1										
If you wish to add additional Foreign Patent Document citation information please click the Add button Add											
NON-PATENT LITERATURE DOCUMENTS Remove											
Examiner Initials* Cite No Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.									T5		

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		10544894	
Filing Date		2006-07-19	
First Named Inventor	Dasu,	, Aravind R.	
Art Unit		2193	
Examiner Name	Butlockxlrx:t:ewis: Alexander		
Attorney Docket Number		117316-155055	

/VAT/	1	Singh, H. et al. " MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications" IEEE Transactions on Computers, 2000	
/VAT/	2	Soukup, J. " Fast Maze Router" Proceedings of the 15th Design Automation Conference, pp. 100-102, 1978	
/VAT/	3	Strauss, M., et al. "BOPS: Conquering the Geometry Pipeline" Game Developers Conference. March 22-26, 2004, San Jose, California	
/VAT/	4	Taylor, Michael Bedford, " Design Decisions in the Implementation of a Raw Architecture Workstation", MS thesis, MIT, 1996	
/VAT/	5	Taylor, R. et al." A High-Performance Flexible Architecture for Cryptography" CHES'99, LNCS 1717, pp. 231-245, 1999	
/VAT/	6	Vorbach, M., Becker, J. " Reconfigurable Processor Architectures for Mobile Phones" Proc of International on Parallel and Distributed Processing Symposium, 2003	
/VAT/	7	Wan, M. et al. " Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System" Journal of VLSI Signal Processing Systems, 28, pp. 47-61, May-June 2001	
/VAT/	8	Wan, M. et al. " Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System" Journal of VLSI Signal Processing, 2000	
/VAT/	9	Wolf, W., et al. " The Princeton University Behavioral Synthesis System" Proc. Design Automation Conf., June, 1992, pp. 182-187	
/VAT/	10	Yamauchi, T. et al. " SOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Method" IEEE Symposium on FPGAs for Custom Computing Machines, 1996	
/VAT/	11	Ye, Z. et al. "CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit" International Conference on Computer Architecture, 2000	

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		10544894	
Filing Date		2006-07-19	
First Named Inventor	Dasu,	Aravind R.	
Art Unit		2193	
Examiner Name	Bullock/Jr:;/Zewis Arexander		
Attorney Docket Number		117316-155055	

/VAT/	12	Zhang, H., et al. " A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing" IEEE Journal of Solid-State Circuits, 35 (11), pp. 1697-1704, November 2000						
/VAT/	13	Zhang, H., et al. "Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs" IEEE Computer Society Workshop on VLSI'99 pp. 2-8, April 1999						
If you wish to add additional non-patent literature document citation information please click the Add button Add								
EXAMINER SIGNATURE								
Examiner Signature / Tuan A Vu / Date Considered 7-23-2010				7-23-2010				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								
¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.								